Hacker Newsnew | past | comments | ask | show | jobs | submit | fromlogin
A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU) (github.com/ben-j-c)
4 points by signa11 14 hours ago | past | discuss

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: